A flexible pattern-matching analog classifier is pr esented in conjunction with a robust image representation algorit hm called Principal Axes Projection (PAP). In the circuit, the fu nctional form of matching is configurable in terms of the peak posit ion, the peak height and the sharpness of the similarity evaluation. The test chip was fabricated in a 0.6-µm CMOS technology and successfully applied to hand-written pattern recognition and medical radiog raph analysis using PAP as a feature extraction pre-processing step for robust image coding. The separation and classification of overlapping pa tterns is also experimentally demonstrated.
I ntr o du c ti o n
Pattern classification using template matching tech niques is a powerful tool in implementing human-like intelligent systems. However, the processing is computationally very expensive, consuming a lot of CPU time when implemented as sof tware running on general-purpose computers. Therefor e, software approaches are not practical for real-time applications. For systems working in mobile environ ment, in particular, they are not realistic because the memory and computational resources are severely limited. The development of analog VLS I chips having a fully parallel template matching architecture [1, 2] would be a pro mising solution in such applications because they offer an opportunity of low-power operation as well as very compact implementation.
In order to build a real human-like intelligent sys tem, however, not only the pattern representation algorithm but also the matching hard ware itself needs to be made flexible and robust in carrying out the pattern mat ching task. First of all, two-dimensional patterns need to be represented by feature vectors having substantially reduced dimensions, while at the same time p reserving the human perception of similarity among patterns in the vector space ma pping. For this purpose, an image representation algorithm called Principal Axes Projection (PAP) has been developed [3] and its robust nature in pattern recognition ha s been demonstrated in the applications to medical radiograph analysis [3] and hand-written digits recognition [4] . However, the demonstration so far was only car ried out by computer simulation.
Regarding the matching hardware, high-flexibility a nalog template matching circuits have been developed for PAP vector representation.
The circuits are flexible in a sense that the matching criteria (the weight to elements, the stri ctness in matching) are configurable. In Ref. [5] , the fundamental char acteristics of the building block circuits were presented, and their application to s imple hand-written digits was presented in Ref. [6] . The purpose of this paper is to demonstrate the robust nature of the hardware matching system by experiments. The cl assification of simple hand-written patterns and the cephalometric landmark identification in gray-scale medical radiographs have been carried out and succe ssful results are presented. In addition, multiple overlapping patterns can be separated without utili zing a priori knowledge, which is one of the most difficult probl ems at present in artificial intelligence.
I ma g e re pr es e n tati on by P AP
PAP is a feature extraction technique using the edg e information. The input image (64x64 pixels) is first subjected to pixel-by-pixel spatial filtering operations to detect edges in four directions: horizontal (HR); ver tical (VR); +45 degrees (+45); and -45 degrees (-45). Each detected edge is represente d by a binary flag and four edge maps are generated. The two-dimensional bit array i n an edge map is reduced to a one-dimensional array of numerals by projection.
The horizontal edge flags are accumulated in the horizontal direction and projected onto vertical axis. The vertical, +45-degree and -45-degree edge flags are similarly projected onto horizontal, -45-degree and +45-degree axes, respectively. There fore the method is called "Principal Axes Projection (PAP)" [3, 4] . Then each projection data set is series connected in the order of HR, +45, VR, -45 to form a feature vector. Neighboring four elements are averaged and merged to one element and a 64-dimensional vector is finally obtained. This vector representation very well pres erves the human perception of similarity in the vector space. In the experimen ts below, we have further reduced the feature vector to 16 dimensions by merging each set of four neighboring elements into one, without any significant degradation in performance. The basic functional form of the similarity evaluat ion is generated by the shortcut current flowing in a CMOS inverter as in Refs. [7,8 ,9] . However, their circuits were utilized to form radial basis functions and only the peak position was programmable. In our circuits, not only the peak position but als o the peak height and the sharpness of the peak response shape are made configurable to realize flexible matching operations [5] .
Two types of the element matching circuit are shown in Fig. 1 . They evaluate the similarity between two vector elements. The result of the evaluation is given as an output current (I OUT ) from the pMOS current mirror. The peak position i s temporarily memorized by auto-zeroing of the CMOS inverter.
The common-gate transistor with V GG stabilizes the voltage supply to the inverter. By controlling the gate bias V GG , the peak height can be changed. This corresponds to multiplying a weight factor to the element. The sharpness of the functional form is taken as the strictness of the similarity evaluation. In the pyramid type circ uit ( Fig. 1(a) ), the sharpness is controlled by the gain reduction in the input. In t he plateau type ( Fig. 1(b) ), the output voltage of the inverter is fed back to input nodes and the sharpness changes in accordance with the amount of the feedback. 
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The total matching score between input and template vectors is obtained by taking the wired sum of all I OUT 's from the element matching circuits as shown in F ig. 2. A multiplier circuit as utilized in Ref. [8] was elim inated because the radial basis function is not suitable for the template matching usin g PAP vectors. I SUM , the sum of I OUT 's, is then sunk through the nMOS with the V RAMP input. This forms a current comparator circuit, which compares I SUM and the sink current in the nMOS with V RAMP .
The V OUT nodes are connected to a time-domain Winner-Take-A ll circuit [9] . A common ramp down voltage is applied to the V RAMP nodes of all vector matching circuits. When V RAMP is ramped down from V DD to 0V, the vector matching circuit yielding the maximum I SUM firstly upsets and its output voltage (V OUT ) shows a 0-to-1 transition. The time-domain WTA circuit sens es the first upsetting signal and memorizes the location in the open-loop OR-tree arc hitecture [10] . In this manner, the maximum-likelihood template vector is easily id entified. The circuits were designed and fabricated in a 0.6-µm double-poly triple-metal CMOS technology. Fig. 3 
The full functioning of the chip was experimentally confirmed [6] . In the following experiments, the simple vector matching circuit in Fig. 2 was utilized to investig ate the response from each template vector instead of just detecting the winner u sing the full chip. 4 shows the measured characteristics of vector-element matching circuits in both linear and log plots. The peak position was se t at 1.05V by auto-zeroing. The peak height was altered by V GG . Also, the operation mode was altered from the above-threshold region to the sub-threshold region by V GG .
In the plateau type circuit (Fig. 4(b) ), I
OUT becomes constant around the peak position and the flat region widens in proportion to the amount of feedback. Thi s is because the inverter operates so as to keep the floating gate potential cons tant in the high-gain region of the inverter as in the case of virtual ground of an ope rational amplifier. Fig. 5 demonstrates the matching results for the si mple input patterns. 16 templates were stored in the matching circuit and several han d-written pattern vectors were presented to the circuit as inputs. A slight differ ence in the matching score is observed between the pyramid type and the plateau typ e, but the answers are correct for both types. Fig. 6 shows the effect of sharpnes s variation. As the sharpness gets steeper, all the scores decrease. However, the scor e ratios between the winner and loosers are increased, thus enhancing the winner di scrimination margins. The matching results with varying operational regimes o f the circuit are given in Fig. 7 . The circuit functions properly even in the sub-thre shold regime, demonstrating the opportunity of extremely low power operation. Correct results are obtained in the sub-threshold regime as well as in the above-th reshold regime (the pyramid type was utilized). p p l i c a t i o n t o g r a y -s c a l e m e d i c a l r a d i o g r a p h a n a l y s i s
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In Fig. 8 , are presented the result of cephalometri c landmark identification experiments, where the Sella (pituitary gland) pattern se arch was carried out using the same matching circuit. Since the 64-dimension PAP representation is essential for grayscale image recognition, the 64-dimension vecto r was divided into four 16-dimension vectors and the matching scores were m easured separately and then summed up by off-chip calculation. The correct position was successfully identified both in the above-threshold (Fig. 8(b) ) and the sub -threshold (Fig. 8(c) ) regimes using the 14 learned vectors as templates. In the p revious work [3] , successful search was demonstrated by the computer simulation. 
. S e p a r a t i o n o f o v e r l a p p i n g p a t t e r n s
Suppose an unknown pattern is presented to the matc hing circuit. The pattern might consist of a single or multiple overlapping pattern s. Let X represent the input vector and W 1st the winner (best matched) vector obtained by the m atching circuit. Let the first matching trial be expressed as follows: 1st trial:
Then, the residue vector ( X-W 1st ) is generated. The subtraction is perfomed in the vector space. When an element in the residue vector becomes negative, the value is set to 0. Such operation is easily implemented usin g the floating gate technique. Here, the residue was obtained by off-line calculat ion. If the input pattern is single, the residue vector is meaningless: only the leftove r edge information remains in the residue vector. If the input consists of overlappin g patterns, the edge information of other patterns remains. If the residue vector is ve ry small, we can expect that the input is single. But in many cases, the residue vec tor is not so small due to the distortion in hand-written patterns. Thus, it is almos t impossible to judge which is the case only from the magnitude of the residue vector.
Therefore, we proceed to the second trial to find the second winner: On the other hand, if the input vector is that of two overlapping patterns, the score is the highest at W 1st +W 2nd . This procedure can be terminated automatically when the new template composed of n o verlapping patterns yields lower score than that of n-1 overlapping patterns.
In this manner, we are able to Several other examples are shown in Fig. 10 . Patter n #1 is correctly classified as a single rectangle by yielding the higher score for s ingle template than that for W 1st +W 2nd . Pattern #3 consists of three overlapping patterns , but is erroneously recognized as four overlapping patterns. However, t he result is not against human perception. When we look at pattern #3, a triangle is visible in the pattern. This mistake is quite similar to that made by humans.
C on cl us i o ns
A soft-pattern matching circuit has been demonstrat ed in conjunction with a robust image representation algorithm called PAP. The circ uit has been successfully applied to hand-written pattern recognition and medic al radiograph analysis. The recognition of overlapping patterns similar to human p erception has been also experimentally demonstrated. 
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